

FIG. 1A

3/20




FIG. 2





FIG. 3

4/20



5/20




FIG. 5

6/20




FIG. 6

7/20




FIG. 7

8/20




FIG. 7A

9/20




FIG. 8

330

Approved for Release by NSA on 09-08-2013 pursuant to E.O. 13526

10/20




FIG. 9




FIG. 10

12/20

600




FIG. 10A

13/20




FIG. 10B

14/20




FIG. 10C




FIG. 11A

FIG. 11A is a block diagram of a PLD system 800, including a PLD CORE 820, a PLD CORE 80, a SYNC block 70, a DESER block 60, a SYNC block 330, a SER block 340, a PLL 100, and a DPLL 150. The PLD CORE 820 is connected to the PLD CORE 80, the SYNC block 70, the DESER block 60, the SYNC block 330, and the SER block 340. The PLD CORE 80 is connected to the PLL 100 and the DPLL 150 via a bus 810. The PLL 100 and the DPLL 150 are connected to an external bus 800. The bus 800 has multiple input/output lines, indicated by arrows and ellipses. The bus 810 also has multiple input/output lines, indicated by arrows and ellipses. The bus 810 is connected to the PLD CORE 80 and the PLL 100 and the DPLL 150.




FIG. 11C

18/20





FIG. 12

19/20



20/20

